











TPS22968, TPS22968N

SLVSCG3D - JANUARY 2014-REVISED MARCH 2016

TPS22968x Dual Channel, Ultra-Low Resistance Load Switch

Features

- Integrated Dual Channel Load Switch
- Input Voltage Range: 0.8 V to 5.5 V
- VBIAS Voltage Range: 2.5 V to 5.5 V
 - Ideal for 1S Battery Configuration
- Ultra-Low RON Resistance
 - $R_{ON} = 27 \text{ m}\Omega \text{ at } V_{IN} = 5 \text{ V } (V_{BIAS} = 5 \text{ V})$
 - $-R_{ON} = 25 \text{ m}\Omega \text{ at } V_{IN} = 3.3 \text{ V } (V_{BIAS} = 5 \text{ V})$
 - $-R_{ON} = 25 \text{ m}\Omega \text{ at } V_{IN} = 1.8 \text{ V } (V_{BIAS} = 5 \text{ V})$
- 4-A Maximum Continuous Switch Current per Channel
- Low Quiescent Current
 - 55 µA at V_{BIAS} = 5 V (Both Channels)
 - 55 μA at V_{BIAS} = 5 V (Single Channel)
- Low Control Input Threshold Enables Use of 1.2-V/1.8-V/2.5-V/3.3-V Logic
- Configurable Rise Time⁽¹⁾
- Quick Output Discharge (QOD)⁽²⁾ (TPS22968 Only)
- SON 14-Pin Package With Thermal Pad
- ESD Performance Tested per JEDEC Standard
 - 2-kV HBM and 1-kV CDM
- Latch-Up Performance Exceeds 100 mA per JESD 78, Class II
- GPIO Enable Active High
- TPS22968N: Product Preview Only
- (1) See Application Information section for CT value vs. rise time
- (2) This feature discharges output of the switch to GND through a $270-\Omega$ resistor, preventing the output from floating.

2 Applications

- Ultrabook™
- Notebooks/Netbooks
- **Tablets**
- Consumer Electronics
- Set-Top Boxes
- Telecom Systems

Description

The TPS22968x is a small, ultra-low RON, dualchannel load switch with controlled turn on. The device contains two N-channel MOSFETs that can operate over an input voltage range of 0.8 to 5.5 V and can support a maximum continuous current of 4 A per channel. Each switch is independently controlled by an on/off input (ON1 and ON2), which is capable of interfacing directly with low-voltage control signals. In TPS22968, a 270-Ω on-chip load resistor is added for output quick discharge when switch is turned off.

The TPS22968x is available in a small, space-saving package (DPU) with integrated thermal pad allowing for high dissipation. The power device characterized for the operation over free-air temperature range of -40 to +105°C.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS22968x	WSON (14)	3.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Schematic






Table o	f Contents
---------	------------

1	Features 1		9.1 Overview	14
2	Applications 1		9.2 Functional Block Diagram	15
3	Description 1		9.3 Feature Description	15
4			9.4 Device Functional Modes	
5	Device Comparison Table 3	10	F F	
6	Pin Configuration and Functions3		10.1 Application Information	
7	_		10.2 Typical Application	
-	7.1 Absolute Maximum Ratings 4	11	Power Supply Recommendations	24
	7.2 ESD Ratings	12	Layout	
	7.3 Recommended Operating Conditions		12.1 Layout Guidelines	
	7.4 Thermal Information		12.2 Layout Example	
	7.5 Electrical Characteristics (V _{BIAS} = 5 V)	13		
	7.6 Electrical Characteristics (V _{BIAS} = 2.5 V)		13.1 Related Links	
	7.7 Switching Characteristics		13.2 Community Resources	
	7.8 Typical Characteristics 8		13.3 Trademarks	
	7.9 Typical AC Characteristics		13.4 Electrostatic Discharge Caution	
8	Parameter Measurement Information 13		13.5 Glossary	25
9	Detailed Description 14	14	Mechanical, Packaging, and Orderable Information	
	nges from Revision C (October 2015) to Revision D Made Changes to Thermal Considerations			Page
	nges from Revision B (June 2015) to Revision C			Page
• (Updated information for TPS22968N release			1
• (Updated "TEST CONDITIONS" for RON			5
	Jpdated "TEST CONDITIONS" for RON			
	nges from Revision A (July 2014) to Revision B			Page
• /	Added temperature operating ranges to Electrical Characteri	istics (V _I	_{BIAS} = 5 V) table	5
• /	Added temperature operating ranges to Electrical Characteri	istics (V _I	_{BIAS} = 2.5 V) table	6
• (Updated Typical Characteristics graphs			8
	nges from Original (January 2014) to Revision A			Page
• /	Added Handling Rating table, Feature Description section, Elmplementation section, Power Supply Recommendations secupport section, and Mechanical, Packaging, and Orderable	ection, L	ayout section, Device and Documentation	


Submit Documentation Feedback



5 Device Comparison Table

DEVICE	Ron (typ) at VIN = 3.3 V, VBIAS = 5.0 V	QUICK OUTPUT DISCHARGE	MAXIMUM OUTPUT CURRENT	ENABLE
TPS22968	25 mΩ	Yes	4 A	Active High
TPS22968N	25 mΩ	No	4 A	Active High

6 Pin Configuration and Functions



Pin Functions

PIN	PIN		DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
VIN1	1		Switch 1 input. Pyrace this input with a coramic canaditor to CND			
VIIVI	2	'	Switch 1 input. Bypass this input with a ceramic capacitor to GND.			
ON1	3	I	ve-high switch 1 control input. Do not leave floating.			
VBIAS	4	I	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.5 V to 5.5 V. See <i>VIN and VBIAS Voltage Range</i> .			
ON2	5	I	Active-high switch 2 control input. Do not leave floating.			
VIN2	6		Switch 2 input. Dynasa this input with a coronic conscitor to CND			
VIINZ	7	ı	Switch 2 input. Bypass this input with a ceramic capacitor to GND.			
VOUT2	8	0	Switch 2 output			
VO012	9	0	Switch 2 output			
CT2	10	0	Switch 2 slew rate control. Can be left floating.			
GND	11	_	Ground			
CT1	12	0	Switch 1 slew rate control. Can be left floating.			
VOLITA	13		Cuitab C autaut			
VOUT1	14	0	Switch 2 output			
Thermal Pad	15	_	Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND. See <i>Application Information</i> for layout guidelines.			

Copyright © 2014–2016, Texas Instruments Incorporated

Submit Documentation Feedback



7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature (unless otherwise noted) (1)

		MIN	MAX	UNIT (2)
$V_{IN1,2}$	Input voltage	-0.3	6	V
V_{BIAS}	Bias voltage	-0.3	6	V
V _{OUT1,2}	Output voltage	-0.3	6	V
V _{ON1,2}	ON voltage	-0.3	6	V
I _{MAX}	Maximum continuous switch current per channel, T _A = 30 °C		4	Α
I _{PLS}	Maximum pulsed switch current, pulse < 300 μs, 2% duty cycle		6	Α
TJ	Maximum junction temperature		125	°C
T _{stg}	Storage temperature range	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Floatroatatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V(ESD)	V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
$V_{IN1,2}$	Input voltage range		0.8	V_{BIAS}	V
V_{BIAS}	Bias voltage range		2.5	5.5	V
V _{ON1,2}	ON voltage range		0	5.5	V
V _{OUT1,2}	Output voltage range			V_{IN}	V
V _{IH, ON1,2}	High-level input voltage, ON1,2	V _{BIAS} = 2.5 V to 5.5 V	1.2	5.5	V
V _{IL, ON1,2}	Low-level input voltage, ON1,2	V _{BIAS} = 2.5 V to 5.5 V	0	0.5	V
C _{IN1,2}	Input capacitor		1 ⁽¹⁾		μF
T_A	Operating free-air temperature (2)		-40	105	°C

⁽¹⁾ Refer to the Application Information section.

7.4 Thermal Information

		TPS22968	
	THERMAL METRIC (1) (2)	DPU (WSON)	UNIT
		14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	62.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	70.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	23.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.5	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

4 Submit Documentation Feedback

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

⁽²⁾ In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [T_{A(max)}] is dependent on the maximum operating junction temperature [T_{J(max)}], the maximum power dissipation of the device in the application [P_{D(max)}], and the junction-to-ambient thermal resistance of the part/package in the application (R_{θJA}), as given by the following equation: T_{A(max)} = T_{J(max)} - (R_{θJA} × P_{D(max)}).

⁽²⁾ For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.



Thermal Information (continued)

	*	TPS22968	
	THERMAL METRIC (1) (2)	DPU (WSON)	UNIT
		14 PINS	
ΨЈВ	Junction-to-board characterization parameter	23.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	9.0	°C/W

7.5 Electrical Characteristics ($V_{BIAS} = 5 V$)

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature -40° C \leq T_A \leq +105 $^{\circ}$ C (full) and V_{BIAS} = 5 V. Typical values are for T_A = 25 $^{\circ}$ C (unless otherwise noted).

	PARAMETER	TEST CONDIT		T _A	MIN TYP	MAX	UNIT
POWER S	UPPLIES AND CURRENTS						
	V _{BIAS} quiescent current (both channels)	$I_{OUT1} = I_{OUT2} = 0, V_{IN1,2} = V_{ON1,2}$	₂ = V _{BIAS} = 5 V	-40°C to +105°C	55	70	μA
I _{Q, VBIAS}	V _{BIAS} quiescent current (single channel)	I _{OUT1} = I _{OUT2} = 0, V _{ON2} = 0 V, V 5.0 V	$I_{IN1,2} = V_{ON1} = V_{BIAS} =$	-40°C to +105°C	55	68	μA
I _{SD, VBIAS}	V _{BIAS} shutdown current	$V_{ON1,2} = 0 \text{ V}, V_{OUT1,2} = 0 \text{ V}$		-40°C to +105°C	1	2	μA
			\/ F\/	-40°C to +85°C	0.5	8	
			$V_{IN1,2} = 5 V$	-40°C to +105°C		10	
			V 22V	-40°C to +85°C	0.1	3	
			$V_{IN1,2} = 3.3 \text{ V}$	-40°C to +105°C		4	
	V _{IN1,2} shutdown current (per		101	-40°C to +85°C	0.07	2	
I _{SD, VIN1,2}	channel)	$V_{ON1,2} = 0 \text{ V}, V_{OUT1,2} = 0 \text{ V}$	$V_{IN1,2} = 1.8 \text{ V}$	-40°C to +105°C		3	μA
			1, 1,01/	-40°C to +85°C	0.05	1	
			$V_{IN1,2} = 1.2 \text{ V}$	-40°C to +105°C		2	1
				-40°C to +85°C	0.04	1	
			$V_{IN1,2} = 0.8 \text{ V}$	-40°C to +105°C		2	
I _{ON1,2}	ON pin input leakage current	V _{ON} = 5.5 V		-40°C to +105°C		0.1	μA
RESISTAN	ICE CHARACTERISTICS						
				25°C	27	36	
			V _{IN} = 5 V	-40°C to +85°C		40	mΩ
				-40°C to +105°C		42	
				25°C	25	34	mΩ
			V _{IN} = 3.3 V	-40°C to +85°C		38	
				-40°C to +105°C		40	
			V _{IN} = 1.8 V	25°C	25	34	+
				-40°C to +85°C		38	
	0 11	$I_{OUT} = -200 \text{ mA}, V_{BIAS} = 5 \text{ V}$		-40°C to +105°C		40	
R _{ON}	ON-state resistance	$V_{ON1,2} = 5 \text{ V}$		25°C	25	34	
			V _{IN} = 1.5 V	-40°C to +85°C		38	mΩ
				-40°C to +105°C		40	
				25°C	25	34	
			V _{IN} = 1.2 V	-40°C to +85°C		38	mΩ
				-40°C to +105°C		40	†
				25°C	25	34	
			V _{IN} = 0.8 V	-40°C to +85°C		38	mΩ
				-40°C to +105°C		40	
R _{PD} ⁽¹⁾	Output pulldown resistance	V _{IN} = 5 V, V _{ON} = 0 V, I _{OUT} = 10	mA	-40°C to +105°C	270	320	Ω

⁽¹⁾ TPS22968 only.

Copyright © 2014–2016, Texas Instruments Incorporated Submit Documentation Feedback



7.6 Electrical Characteristics ($V_{BIAS} = 2.5 \text{ V}$)

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40~^{\circ}\text{C} \le T_{A} \le +105~^{\circ}\text{C}$ (full) and $V_{BIAS} = 2.5~\text{V}$. Typical values are for $T_{A} = 25~^{\circ}\text{C}$ (unless otherwise noted).

	PARAMETER	TEST CONDITION	ONS	T _A	MIN	TYP	MAX	UNIT
POWER SI	UPPLIES AND CURRENTS							
	V _{BIAS} quiescent current (both channels)	$I_{OUT1} = I_{OUT2} = 0, V_{IN1,2} = V_{ON1,2}$	= V _{BIAS} = 2.5 V	-40°C to +105°C		18	27	μA
I _{Q, VBIAS}	V _{BIAS} quiescent current (single channel)	$I_{OUT1} = I_{OUT2} = 0, V_{ON2} = 0 V, V_{IN}$ 2.5 V	$V_{\text{I1,2}} = V_{\text{ON1}} = V_{\text{BIAS}} = 0$	-40°C to +105°C		18	27	μΑ
I _{SD, VBIAS}	V _{BIAS} shutdown current	V _{ON1,2} = 0 V, V _{OUT1,2} = 0 V		-40°C to +105°C		0.5	2	μΑ
			V 25V	-40°C to +85°C		0.1	2	
			$V_{IN1,2} = 2.5 \text{ V}$	-40°C to +105°C			4	
			V 40V	-40°C to +85°C		0.07	2	
I _{SD, VIN1,2}	V _{IN1.2} shutdown current (per	V _{ON1,2} = 0 V, V _{OUT1,2} = 0 V	V _{IN1,2} = 1.8 V	-40°C to +105°C			3	μA
	channel)	$v_{ON1,2} = 0$ v , $v_{OUT1,2} = 0$ v	V 4.2.V	-40°C to +85°C		0.05	1	μΑ
			V _{IN1,2} = 1.2 V	-40°C to +105°C			2	
			V - 0.8 V	-40°C to +85°C		0.04	1	j l
		V _{IN1,2} = 0.0 V	$V_{IN1,2} = 0.8 \text{ V}$	-40°C to +105°C			2	i
I _{ON1,2}	ON pin input leakage current	V _{ON} = 5.5 V		-40°C to +85°C			0.1	μA
RESISTAN	ICE CHARACTERISTICS							
				25°C		30	39	
			V _{IN} = 2.5 V	-40°C to +85°C			44	mΩ
				-40°C to +105°C			46	
			V _{IN} = 1.8 V	25°C		28	36	
				-40°C to +85°C			41	
				-40°C to +105°C			43	
				25°C		28	36	mΩ
R _{ON}	ON-state resistance	$I_{OUT} = -200 \text{ mA}, V_{BIAS} = 2.5 \text{ V}$ $V_{ON1.2} = 5 \text{ V}$	V _{IN} = 1.5 V	-40°C to +85°C			41	
		VON1,2 = 0 V		-40°C to +105°C			43	
				25°C		27	36	mΩ
			V _{IN} = 1.2 V	-40°C to +85°C			41	
				-40°C to +105°C			43	
				25°C		26	35	mΩ
			V _{IN} = 0.8 V	-40°C to +85°C			39	
				-40°C to +105°C			41	
R _{PD} ⁽¹⁾	Output pulldown resistance	V _{IN} = 2.5 V, V _{ON} = 0 V, I _{OUT} = 10	mA	-40°C to +105°C		270	320	Ω

⁽¹⁾ TPS22968 only.

Submit Documentation Feedback




7.7 Switching Characteristics

	PARAMETER	TEST CONDITION	MIN TYP	MAX	UNIT
V _{IN} =	V _{ON} = V _{BIAS} = 5 V, T _A = 25 °C (unless o	therwise noted)			
t _{ON}	Turn-on time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	1128		
t _{OFF}	Turn-off time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	5		
t_R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $CT = 1000 pF$	1387		μs
t _F	V _{OUT} fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	2		
t_D	ON delay time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	455		
V _{IN} =	$0.8 \text{ V}, \text{ V}_{ON} = \text{V}_{BIAS} = 5 \text{ V}, \text{ T}_{A} = 25 ^{\circ}\text{C} \text{ (ur}$	nless otherwise noted)		·	
t _{ON}	Turn-on time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $CT = 1000 pF$	508		
t _{OFF}	Turn-off time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $CT = 1000 pF$	33		
t_R	V _{OUT} rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	273		μs
t _F	V _{OUT} fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	2		
t_D	ON delay time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	377		
$V_{IN} = 1$	$2.5 \text{ V}, \text{ V}_{ON} = 5 \text{ V}, \text{ V}_{BIAS} = 2.5 \text{V}, \text{ T}_{A} = 25$	^o C (unless otherwise noted)			
t _{ON}	Turn-on time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $CT = 1000 pF$	1718		
t _{OFF}	Turn-off time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	7		
t_R	V _{OUT} rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	1701		μs
t_{F}	V _{OUT} fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	2		
t_D	ON delay time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	859		
V _{IN} =	$0.8 \text{ V}, \text{ V}_{ON} = 5 \text{ V}, \text{ V}_{BIAS} = 2.5 \text{ V}, \text{ T}_{A} = 25 \text{ V}$	°C (unless otherwise noted)			
t _{ON}	Turn-on time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	1117		
t _{OFF}	Turn-off time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	30		
t_R	V _{OUT} rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	651		μs
t_{F}	V _{OUT} fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	2		
t_D	ON delay time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $CT = 1000 pF$	775		


TEXAS INSTRUMENTS

7.8 Typical Characteristics






Typical Characteristics (continued)



TEXAS INSTRUMENTS


Typical Characteristics (continued)



Submit Documentation Feedback




Typical Characteristics (continued)






7.9 Typical AC Characteristics




Submit Documentation Feedback




Typical AC Characteristics (continued)



8 Parameter Measurement Information



TEST CIRCUIT



A. Rise and fall times of the control signal is 100 ns.

Figure 29. Test Circuit and Timing Waveforms



9 Detailed Description

9.1 Overview

The TPS22968 is a 5.5 V, 4-A, dual-channel ultra-low R_{ON} load switch with controlled turn on. The device contains two N-channel MOSFETs. Each channel can support a maximum continuous current of 4 A and is controlled by an on/off GPIO-compatible input. The ON pin must be connected and cannot be left floating. The device is designed to control the turn-on rate and therefore the inrush current. By controlling the inrush current, power supply sag can be reduced during turn-on. The slew rate for each channel is set by connecting a capacitor to GND on the CT pins.

The slew rate is proportional to the capacitor on the CT pin. Refer to the *Adjustable Rise Time* section to determine the correct CT value for a desired rise time.


The internal circuitry is powered by the VBIAS pin, which supports voltages from 2.5 V to 5.5 V. This circuitry includes the charge pump, QOD (TPS22968 only), and control logic. For these internal blocks to function correctly, a voltage between 2.5 V and 5.5 V must be supplied to VBIAS.

When a voltage is supplied to VBIAS, the ON1 pin goes low, and the ON2 pins go low, the QOD turns on. This connects VOUT1 and VOUT2 to GND through an on-chip resistor. The typical pulldown resistance (R_{PD}) is 270 O.

Submit Documentation Feedback



9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 ON/OFF Control

The ON pins control the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2-V or higher GPIO voltage. This pin cannot be left floating and must be tied either high or low for proper functionality.

Copyright © 2014–2016, Texas Instruments Incorporated

Submit Documentation Feedback



Feature Description (continued)

9.3.2 Input Capacitor (Optional)

When the switch turns on into a discharged load capacitor or short-circuit, a capacitor must be placed between VIN and GND to limit the voltage drop on the input supply caused by transient inrush currents. A 1- μ F ceramic capacitor (C_{IN}), placed close to the pins, is sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop during high-current application. When switching heavy loads, TI recommends having an input capacitor 10x higher than the output capacitor to avoid excessive voltage drop.

9.3.3 Output Capacitor (Optional)


TI highly recommends a C_{IN} greater than C_L , due to the integrated body diode in the NMOS switch. A C_L greater than C_{IN} can cause the voltage on VOUT to exceed VIN when the system supply is removed. This could result in current flow through the body diode from VOUT to VIN. TI recommends a C_{IN} to C_L ratio of 10 to 1 for minimizing V_{IN} dip caused by inrush currents during startup.

9.3.4 QOD (TPS22968 Only)

The TPS22968 includes a QOD feature. When the switch is disabled, a discharge resistor is connected between VOUT and GND. This resistor has a typical value of 270 Ω and prevents the output from floating while the switch is disabled.

9.3.5 VIN and VBIAS Voltage Range

For optimal R_{ON} performance, make sure $V_{IN} \le V_{BIAS}$. The device is still functional if $V_{IN} > V_{BIAS}$, but it will exhibit R_{ON} greater than what is listed in the *Electrical Characteristics* ($V_{BIAS} = 5 \ V$) and *Electrical Characteristics* ($V_{BIAS} = 2.5 \ V$) table. See Figure 30 for an example of a typical device. Notice the increasing R_{ON} as V_{IN} exceeds V_{BIAS} voltage. Be sure to never exceed the maximum voltage rating for V_{IN} and V_{BIAS} .



Temperature = 25°C

 $I_{OUT} = 200 \text{ mA}$

Figure 30. Ron vs VIN

Submit Documentation Feedback



Feature Description (continued)

9.3.6 Adjustable Rise Time

A capacitor to GND on the CT pins sets the slew rate for each channel. The capacitor to GND on the CT pins should be rated for 25 V and above. An approximate formula for the relationship between CT and slew rate with $V_{BIAS} = 5 \text{ V}$ is:

 $SR = 0.32 \times CT + 13.7$

where

- SR = slew rate (in μs/V)
- CT = the capacitance value on the CT pin (in pF)
- The units for the constant 13.7 is in µs/V.

(1)

Rise time can be calculated by multiplying the input voltage by the slew rate. Table 1 contains rise time values measured on a typical device.

Table 1. Rise Time Table

CTx (pF)	RISE TIME (μ s) 10% - 90%, C_L = 0.1 μ F, C_{IN} = 1 μ F, R_L = 10 Ω , V_{BIAS} = 5 V Typical values at 25°C with a 25-V X7R 10% ceramic capacitor on CT												
" ,	VIN = 5 V	VIN = 3.3 V	VIN = 2.5 V	VIN = 1.8 V	VIN = 1.5 V	VIN = 1.2V	VIN = 0.8 V						
0	65	48	41	35	31	29	24						
220	378	253	197	152	131	111	83						
470	704	474	363	272	234	192	140						
1000	1387	931	717	544	449	372	273						
2200	3062	2021	1536	1173	991	825	595						
4700	7091	4643	3547	2643	2213	1828	1349						
10000	14781	9856	7330	5507	4600	3841	2805						

9.4 Device Functional Modes

Table 2 lists the device function table.

Table 2. Functional Table

ONx	VINx to VOUTx	VOUTx to GND			
L	Off	On			
Н	On	Off			



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

This section highlights some of the design considerations for implementing this device in various applications. A PSPICE model for this device is also available on the product page for additional information.

10.1.1 Parallel Configuration

To increase the current capabilities and lower the R_{ON} by approximately 50%, both channels can be placed in parallel as shown in Figure 31 (parallel configuration). With this configuration, the CT1 and CT2 pins can be tied together to use one capacitor, CT, as shown in Figure 31. With a single CT capacitor, the rise time will be half of the typical rise-time value. Refer to the Table 1 for typical timing values.




Figure 31. Parallel Configuration

Submit Documentation Feedback



Application Information (continued)

10.1.2 Standby Power Reduction

Any end equipment that is powered from the battery has a need to reduce current consumption to keep the battery charged for a longer time. TPS22968 helps to accomplish this by turning off the supply to the modules that are in standby state, and therefore, significantly reduces the leakage current overhead of the standby modules.





Figure 32. Standby Power Reduction

10.1.3 Power Supply Sequencing Without a GPIO Input

In many end equipments, there is a need to power up various modules in a predetermined manner. The TPS22968 can solve the problem of power sequencing without adding any complexity to the overall system.



VIN1 must be greater V_{IH} .

Figure 33. Power Sequencing Without a GPIO Input



Application Information (continued)

10.1.4 Reverse Current Blocking

In certain applications, it may be desirable to have reverse current blocking. Reverse current blocking prevents current from flowing from the output to the input of the load switch when the device is disabled. With the following configuration, the TPS22968 can be converted into a single-channel switch with reverse current blocking. In this configuration, VIN1 or VIN2 can be used as the input and VIN2 or VIN1 is the output.




Figure 34. Reverse Current Blocking

0 Submit Documentation Feedback



10.2 Typical Application

This application demonstrates how the TPS22968 can be used to power downstream modules with large capacitances. The example in Figure 35 is powering a 100-µF capacitive output load.




Figure 35. Typical Application Schematic for Powering a Downstream Module

10.2.1 Design Requirements

For this design example, use the following Table 3 as the input parameters.

 DESIGN PARAMETER
 EXAMPLE VALUE

 V_{IN}
 3.3 V

 V_{BIAS}
 5.0 V

 Load current
 4 A

 Output capacitance (C_L)
 22 μF

 Allowable inrush current on VOUT
 0.33 A

Table 3. Design Parameters

10.2.2 Detailed Design Procedure

To begin the design process, the designer needs to know the following:

- V_{IN} voltage
- V_{BIAS} voltage
- Load current
- Allowable inrush current on VOUT due to C₁ capacitor

10.2.2.1 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the R_{ON} of the device and the load current. The R_{ON} of the device depends upon the V_{IN} and V_{BIAS} conditions of the device. Refer to the R_{ON} specification of the device in the *Electrical Characteristics* ($V_{BIAS} = 5$ V) and *Electrical Characteristics* ($V_{BIAS} = 2.5$ V). After the R_{ON} of the device is determined based upon the V_{IN} and V_{BIAS} conditions, use Equation 2 to calculate the VIN to VOUT voltage drop:

$$\Delta V = I_{LOAD} \times R_{ON}$$

where

- ΔV = voltage drop from VIN to VOUT
- I_{LOAD} = load current
- R_{ON} = On-resistance of the device for a specific V_{IN} and V_{BIAS} combination

An appropriate I_{LOAD} must be chosen such that the I_{MAX} specification of the device is not violated.

(2)



10.2.2.2 Inrush Current

To determine how much inrush current will be caused by the C_L capacitor, use Equation 3.

$$I_{INRUSH} = C_L \times \frac{dV_{OUT}}{dt}$$

where

- I_{INRUSH} = amount of inrush caused by C_L
- C₁ = capacitance on VOUT
- dt = time it takes for change in V_{OUT} during the ramp up of VOUT when the device is enabled
- dV_{OUT} = change in V_{OUT} during the ramp up of VOUT when the device is enabled

The device offers adjustable rise time for VOUT. This feature allows the user to control the inrush current during turn-on through the CTx pins. The appropriate rise time can be calculated using the design requirements and the inrush current equation (Equation 3).

330 mA = 22
$$\mu$$
F × 3.3 V / dt (4)

$$dt = 220 \,\mu s \tag{5}$$

To ensure an inrush current of less than 330 mA, choose a CT based on Table 1 or Equation 1 value that will yield a rise time of more than 220 µs. See the oscilloscope captures in the *Application Curves* for an example of how the CT capacitor can be used to reduce inrush current. See Table 1 for correlation between rise times and CT values.

An appropriate C_L value should be placed on VOUT such that the I_{MAX} and I_{PLS} specifications of the device are not violated.

10.2.2.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 125° C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(max)}$ for a given output current and ambient temperature, use Equation 6.

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_{A}}{R_{\theta,JA}}$$

where

- P_{D(max)} = maximum allowable power dissipation
- T_{J(max)} = maximum allowable junction temperature (125°C for the TPS22968)
- T_A = ambient temperature of the device
- R_{θ,JA} = junction to air thermal impedance. See *Thermal Information*. This parameter is highly dependent upon board layout.

Below are two examples to determine how to use this information correctly:

For $V_{BIAS} = 5 \text{ V}$, $V_{IN} = 5 \text{ V}$, the maximum ambient temperature with a 4-A load through each channel can be determined by using the following calculation:

$$P_D = I^2 \times R \times 2$$
 (multiplied by 2 because there are two channels) (7)

$$2 \times I^2 \times R = \frac{T_{J(MAX)} - T_A}{R_{\theta JA}}$$
(8)

$$T_A = T_{J(MAX)} - R_{\theta JA} \times 2 \times I^2 \times R \tag{9}$$

$$T_A = 125^{\circ}\text{C} - 62.5^{\circ}\text{C/W} \times 2 \times (4 \text{ A})^2 \times 27 \text{ m}\Omega = 71^{\circ}\text{C}$$
 (10)

2 Submit Documentation Feedback



For $V_{BIAS} = 5 \text{ V}$, $V_{IN} = 5 \text{ V}$, the maximum continuous current for an ambient temperature of 85°C with the same current flowing through each channel can be determined by using the following calculation:


$$2 \times I^2 \times R = \frac{T_{J(MAX)} - T_A}{R_{\theta JA}} \tag{11}$$

$$I = \sqrt{\frac{T_{J(MAX)} - T_A}{2 \times R \times R_{\theta JA}}}$$
 (12)

$$I = \sqrt{\frac{125^{\circ}C - 105^{\circ}C}{2 \times 27 \text{m}\Omega \times 62.5^{\circ}C/W}} = 3.44 \text{ A per channel}$$
 (13)

10.2.3 Application Curves

The twp scope captures show the usage of a CT capacitor in conjunction with the device. A higher CT value results in a slower rise and a lower inrush current.





11 Power Supply Recommendations


The device is designed to operate from a V_{BIAS} range of 2.5 V to 5.5 V and V_{IN} range of 0.8 V to 5.5 V. This supply must be well regulated and placed as close to the device pin as possible with the recommended 1- μ F bypass capacitor. If the supply is located more than a few inches from the device pins, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. If additional bulk capacitance is required, an electrolytic, tantalum, or ceramic capacitor of 10 μ F may be sufficient.

12 Layout

12.1 Layout Guidelines

- VIN and VOUT traces should be as short and wide as possible to accommodate for high current.
- Use vias under the exposed thermal pad for thermal relief for high current operation.
- VINx pins should be bypassed to ground with low-ESR ceramic bypass capacitors. The typical recommended bypass capacitance is 1-µF ceramic with X5R or X7R dielectric. This capacitor should be placed as close to the device pins as possible.
- VOUTx pins should be bypassed to ground with low-ESR ceramic bypass capacitors. The typical recommended bypass capacitance is one-tenth of the VINx bypass capacitor of X5R or X7R dielectric rating. This capacitor should be placed as close to the device pins as possible.
- The VBIAS pin should be bypassed to ground with low-ESR ceramic bypass capacitors. The typical recommended bypass capacitance is 0.1-µF ceramic with X5R or X7R dielectric.
- The CTx capacitors should be placed as close to the device pins as possible. The typical recommended CTx capacitance is a capacitor of X5R or X7R dielectric rating with a rating of 25 V or higher.

12.2 Layout Example



Submit Documentation Feedback



13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 4. Related Links

PARTS	PRODUCT FOLDER	RODUCT FOLDER SAMPLE & BUY		TOOLS & SOFTWARE	SUPPORT & COMMUNITY		
TPS22968	Click here	Click here	Click here	Click here	Click here		
TPS22968N	Click here	Click here	Click here	Click here	Click here		

13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 Trademarks

E2E is a trademark of Texas Instruments. Ultrabook is a trademark of Intel.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback





11-Feb-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22968DPUR	ACTIVE	WSON	DPU	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	RB968	Samples
TPS22968DPUT	ACTIVE	WSON	DPU	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	RB968	Samples
TPS22968NDPUR	ACTIVE	WSON	DPU	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	RB968N	Samples
TPS22968NDPUT	ACTIVE	WSON	DPU	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	RB968N	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

11-Feb-2016

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS22968:

Automotive: TPS22968-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Feb-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22968DPUR	WSON	DPU	14	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22968DPUT	WSON	DPU	14	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22968NDPUR	WSON	DPU	14	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22968NDPUT	WSON	DPU	14	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1


PACKAGE MATERIALS INFORMATION

www.ti.com 11-Feb-2016



*All dimensions are nominal

7 till dillitoriolorio di o mominar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22968DPUR	WSON	DPU	14	3000	210.0	185.0	35.0
TPS22968DPUT	WSON	DPU	14	250	210.0	185.0	35.0
TPS22968NDPUR	WSON	DPU	14	3000	210.0	185.0	35.0
TPS22968NDPUT	WSON	DPU	14	250	210.0	185.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- Ç. Small Outline No-Lead (SON) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

 See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. This package is Pb-free.



DPU (R-PWSON-N14)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4211395/C 04/15

NOTE: All linear dimensions are in millimeters



DPU (R-PWSON-N14)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity