


General Description		Product Summary				
<ul style="list-style-type: none"> Trench Power αMOS Technology Low $R_{DS(ON)}$ Low Gate Charge High Current Capability RoHS and Halogen-Free Compliant 	V_{DS} I_D (at $V_{GS}=10V$) $R_{DS(ON)}$ (at $V_{GS}=10V$) $R_{DS(ON)}$ (at $V_{GS}=4.5V$)	<u>Q1</u> 30V 50A $< 5.2m\Omega$ $< 8.6m\Omega$	<u>Q2</u> 30V 82A $< 2.8m\Omega$ $< 3.5m\Omega$			
Applications		100% UIS Tested 100% R_g Tested	 Green Product			
<ul style="list-style-type: none"> DC/DC Converters in Computing Isolated DC/DC Converters in Telecom and Industrial 		 Top View Bottom View Q2: SRFET™ Soft Recovery MOSFET: Integrated Schottky Diode	Top View Bottom View			
Orderable Part Number	Package Type	Form	Minimum Order Quantity			
AON6994	DFN 5x6D	Tape & Reel	3000			
Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted						
Parameter	Symbol	Max Q1	Max Q2	Units		
Drain-Source Voltage	V_{DS}	30	30	V		
Gate-Source Voltage	V_{GS}	± 20	± 12	V		
Continuous Drain Current	I_D	50	82	A		
$T_C=100^\circ C$		31	54			
Pulsed Drain Current ^C	I_{DM}	100	180			
Continuous Drain Current	I_{DSM}	19	26	A		
$T_A=70^\circ C$		15	21			
Avalanche Current ^C	I_{AS}	38	72	A		
Avalanche energy $L=0.01mH$ ^C	E_{AS}	7	26	mJ		
V_{DS} Spike	V_{SPIKE}	36	36	V		
		21	31	W		
$T_C=25^\circ C$	P_D	8	13			
Power Dissipation ^B		3.1	3.1	W		
$T_A=70^\circ C$	P_{DSM}	2	2			
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150		°C		
Thermal Characteristics						
Parameter	Symbol	Typ Q1	Typ Q2	Max Q1	Max Q2	Units
Maximum Junction-to-Ambient ^A $t \leq 10s$	$R_{\theta JA}$	30	30	40	40	°C/W
Maximum Junction-to-Ambient ^{A,D} Steady-State		50	50	65	65	°C/W
Maximum Junction-to-Case	$R_{\theta JC}$	4.6	3.1	6	4	°C/W

Q1 Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$\text{ID}=250\mu\text{A}, \text{VGS}=0\text{V}$	30			V
I_{DSS}	Zero Gate Voltage Drain Current	$\text{V}_{\text{DS}}=30\text{V}, \text{V}_{\text{GS}}=0\text{V}$ $\text{T}_J=55^\circ\text{C}$		1		μA
				5		
I_{GSS}	Gate-Body leakage current	$\text{V}_{\text{DS}}=0\text{V}, \text{V}_{\text{GS}}=\pm20\text{V}$			±100	nA
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_{\text{D}}=250\mu\text{A}$	1.4	1.8	2.2	V
$\text{R}_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_{\text{D}}=20\text{A}$ $\text{T}_J=125^\circ\text{C}$		4.3	5.2	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=4.5\text{V}, \text{I}_{\text{D}}=20\text{A}$		6.3	7.6	
g_{FS}	Forward Transconductance	$\text{V}_{\text{DS}}=5\text{V}, \text{I}_{\text{D}}=20\text{A}$		67		S
V_{SD}	Diode Forward Voltage	$\text{I}_{\text{S}}=1\text{A}, \text{V}_{\text{GS}}=0\text{V}$		0.71	1	V
I_{S}	Maximum Body-Diode Continuous Current				20	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$\text{V}_{\text{GS}}=0\text{V}, \text{V}_{\text{DS}}=15\text{V}, \text{f}=1\text{MHz}$		820		pF
C_{oss}	Output Capacitance			340		pF
C_{rss}	Reverse Transfer Capacitance			40		pF
R_{g}	Gate resistance	$\text{f}=1\text{MHz}$	0.6	1.2	1.8	Ω
SWITCHING PARAMETERS						
$\text{Q}_{\text{g}}(10\text{V})$	Total Gate Charge	$\text{V}_{\text{GS}}=10\text{V}, \text{V}_{\text{DS}}=15\text{V}, \text{I}_{\text{D}}=20\text{A}$		13		nC
$\text{Q}_{\text{g}}(4.5\text{V})$	Total Gate Charge			6.1		nC
Q_{gs}	Gate Source Charge			2		nC
Q_{gd}	Gate Drain Charge			2.4		nC
$\text{t}_{\text{D(on)}}$	Turn-On DelayTime	$\text{V}_{\text{GS}}=10\text{V}, \text{V}_{\text{DS}}=15\text{V}, \text{R}_{\text{L}}=0.75\Omega, \text{R}_{\text{GEN}}=3\Omega$		6.5		ns
t_{r}	Turn-On Rise Time			16.5		ns
$\text{t}_{\text{D(off)}}$	Turn-Off DelayTime			17		ns
t_{f}	Turn-Off Fall Time			2.5		ns
t_{rr}	Body Diode Reverse Recovery Time	$\text{I}_{\text{F}}=20\text{A}, \text{dI}/\text{dt}=500\text{A}/\mu\text{s}$		11		ns
Q_{rr}	Body Diode Reverse Recovery Charge	$\text{I}_{\text{F}}=20\text{A}, \text{dI}/\text{dt}=500\text{A}/\mu\text{s}$		19		nC

A. The value of R_{QJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation P_{DSM} is based on $R_{\text{QJA}} \leq 10\text{s}$ and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{\text{J(MAX)}}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{\text{J(MAX)}}=150^\circ\text{C}$.

D. The R_{QJA} is the sum of the thermal impedance from junction to case R_{JJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{\text{J(MAX)}}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Power De-rating (Note F)




Figure 13: Current De-rating (Note F)




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)




Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)

Q2 Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$\text{ID}=10\text{mA}, \text{VGS}=0\text{V}$	30			V
I_{DSS}	Zero Gate Voltage Drain Current	$\text{V}_{\text{DS}}=30\text{V}, \text{V}_{\text{GS}}=0\text{V}$			0.5	mA
			$T_J=55^\circ\text{C}$		100	
I_{GSS}	Gate-Body leakage current	$\text{V}_{\text{DS}}=0\text{V}, \text{V}_{\text{GS}}=\pm 12\text{V}$			± 100	nA
$\text{V}_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_{\text{D}}=250\mu\text{A}$	1.1	1.5	1.9	V
$\text{R}_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_{\text{D}}=20\text{A}$		2.3	2.8	mΩ
		$T_J=125^\circ\text{C}$		3.4	4.1	
		$\text{V}_{\text{GS}}=4.5\text{V}, \text{I}_{\text{D}}=20\text{A}$		2.8	3.5	mΩ
g_{FS}	Forward Transconductance	$\text{V}_{\text{DS}}=5\text{V}, \text{I}_{\text{D}}=20\text{A}$		167		S
V_{SD}	Diode Forward Voltage	$\text{I}_{\text{S}}=1\text{A}, \text{V}_{\text{GS}}=0\text{V}$		0.5	0.7	V
I_{S}	Maximum Body-Diode Continuous Current				30	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$\text{V}_{\text{GS}}=0\text{V}, \text{V}_{\text{DS}}=15\text{V}, \text{f}=1\text{MHz}$		2150		pF
C_{oss}	Output Capacitance			710		pF
C_{rss}	Reverse Transfer Capacitance			70		pF
R_{g}	Gate resistance	$\text{f}=1\text{MHz}$	0.9	1.8	2.7	Ω
SWITCHING PARAMETERS						
$\text{Q}_{\text{g}}(10\text{V})$	Total Gate Charge	$\text{V}_{\text{GS}}=10\text{V}, \text{V}_{\text{DS}}=15\text{V}, \text{I}_{\text{D}}=20\text{A}$		37.5		nC
$\text{Q}_{\text{g}}(4.5\text{V})$	Total Gate Charge			17		nC
Q_{gs}	Gate Source Charge			5		nC
Q_{gd}	Gate Drain Charge			5		nC
$t_{\text{D}(\text{on})}$	Turn-On Delay Time	$\text{V}_{\text{GS}}=10\text{V}, \text{V}_{\text{DS}}=15\text{V}, \text{R}_{\text{L}}=0.75\Omega, \text{R}_{\text{GEN}}=3\Omega$		7		ns
t_{r}	Turn-On Rise Time			3.5		ns
$t_{\text{D}(\text{off})}$	Turn-Off Delay Time			36		ns
t_{f}	Turn-Off Fall Time			6		ns
t_{rr}	Body Diode Reverse Recovery Time	$\text{I}_{\text{F}}=20\text{A}, \text{dI}/\text{dt}=500\text{A}/\mu\text{s}$		15.5		ns
Q_{rr}	Body Diode Reverse Recovery Charge	$\text{I}_{\text{F}}=20\text{A}, \text{dI}/\text{dt}=500\text{A}/\mu\text{s}$		33		nC

A. The value of R_{QJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation P_{DSM} is based on $R_{\text{QJA}} \leq 10\text{s}$ and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$.

D. The R_{QJA} is the sum of the thermal impedance from junction to case R_{JJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Power De-rating (Note F)




Figure 13: Current De-rating (Note F)




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)






Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

