

December 2010

# **FDMC86106LZ** N-Channel Power Trench<sup>®</sup> MOSFET 100 V, 7.5 A, 103 m $\Omega$

### Features

- Max  $r_{DS(on)}$  = 103 m $\Omega$  at V<sub>GS</sub> = 10 V, I<sub>D</sub> = 3.3 A
- Max  $r_{DS(on)}$  = 153 m $\Omega$  at V<sub>GS</sub> = 4.5 V, I<sub>D</sub> = 2.7 A
- HBM ESD protection level > 3 KV typical (Note 4)
- 100% UIL Tested
- RoHS Compliant




### **General Description**

This N-Channel logic Level MOSFETs are produced using Fairchild Semiconductor's advanced Power Trench<sup>®</sup> process that has been special tailored to minimize the on-state resistance and yet maintain superior switching performance. G-S zener has been added to enhance ESD voltage level.

### Application

DC - DC Conversion



MLP 3.3x3.3

## MOSFET Maximum Ratings T<sub>A</sub> = 25 °C unless otherwise noted

Symbol		Parameter			Ratings		Units			
V <sub>DS</sub>	Drain to	Source Voltage				100		V		
V <sub>GS</sub>	Gate to	o Source Voltage			±20		V			
ID	Drain C	Drain Current -Continuous (Package limited) T <sub>C</sub> = 25 °C				7.5				
	-Continuous (Silicon limited) $T_{C} = 25 \text{ °C}$					9.6		Α		
		-Continuous	T <sub>A</sub> =	= 25 °C	(Note 1a)	3.3		— A		
		-Pulsed				15		7		
E <sub>AS</sub>	Single F	Pulse Avalanche Energy (Note 3)			12		mJ			
P <sub>D</sub>	Power D	Dissipation	T <sub>C</sub> :	= 25 °C		19	W			
	Power D	Dissipation	T <sub>A</sub> =	= 25 °C	(Note 1a)	2.3		vv		
T <sub>J</sub> , T <sub>STG</sub>	Operatir	perating and Storage Junction Temperature Range				-55 to +150		°C		
Thermal Ch										
$R_{ ext{ heta}JC}$	Therma	Thermal Resistance, Junction to Case				6.5		°C/W		
$R_{ ext{ heta}JA}$	Thermal Resistance, Junction to Ambient (Note 1a)				53					
Package Ma	arking a	nd Ordering Informatio	on							
Device Marking		Device	Package	Re	el Size	Tape Width Qu		Intity		
FDMC86106Z		FDMC86106LZ	Power 33		13 "	12 mm	12 mm 3000			

www.fairchildsemi.com


FDMC86106LZ
N-Channel F
ower Trench

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_{D} = 250 \ \mu A, V_{GS} = 0 \ V$	100			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		73		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}$			1	μA
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μΑ
On Chara	acteristics					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \ \mu A$	1.0	1.8	2.2	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		-6		mV/°C
r <sub>DS(on)</sub>		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3.3 A		79	103	mΩ
	Static Drain to Source On Resistance	$V_{GS} = 4.5 \text{ V}, \ I_D = 2.7 \text{ A}$		105	153	
		$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 3.3 \text{ A}, \text{ T}_{J} = 125 \text{ °C}$		136	178	1
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 3.3 A		11		S
C <sub>iss</sub> C <sub>oss</sub>	Input Capacitance Output Capacitance	– V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V,		232 45	310 60	pF pF
	· · ·	$V_{DS} = 50 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$		-		
C <sub>rss</sub>	Reverse Transfer Capacitance	f = 1 MHz		2.4	5	pF
R <sub>g</sub>	Gate Resistance			0.7		Ω
	g Characteristics			1	1	1
t <sub>d(on)</sub>	Turn-On Delay Time			4.5	10	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 3.3 A,		1.3	10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS}$ = 10 V, $R_{GEN}$ = 6 $\Omega$		10	20	ns
t <sub>f</sub>	Fall Time			1.4	10	ns
Q <sub>g(TOT)</sub>	Total Gate Charge	$ \begin{array}{c} V_{GS} = 0 \ V \ to \ 10 \ V \\ V_{GS} = 0 \ V \ to \ 4.5 \ V \\ I_D = 3.3 \ A \end{array} \\ \end{array} \\ V_{DD} = 50 \ V, \\ \end{array} $		4	6	nC
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS} = 0 V \text{ to } 4.5 V$ $V_{DD} = 50 V,$		2	3	nC
Q <sub>gs</sub>	Total Gate Charge	ID = 0.0 A		0.8		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge			0.7		nC
Drain-So	urce Diode Characteristics					
	Source to Droip Diode. Economic Matter	$V_{GS} = 0 V, I_S = 3.3 A$ (Note 2)		0.85	1.3	V
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	$V_{GS} = 0 V, I_S = 2 A$ (Note 2)		0.82	1.2	v
	Reverse Recovery Time			33	E A	
t <sub>rr</sub>	Reverse Recovery Time	— I <sub>F</sub> = 3.3 A, di/dt = 100 A/μs		33	54	ns

Electrical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted

NOTES:

1.  $R_{\theta,JC}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta,JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



3. Starting T\_J = 25 °C; N-ch: L = 1.0 mH, I\_{AS} = 5.0 A, V\_{DD} = 90 V, V\_{GS} = 10 V.

2. Pulse Test: Pulse Width < 300  $\mu s,$  Duty cycle < 2.0%.

a. 53 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper

4. The diode connected between gate and source serves only as protection against ESD. No gate overvoltage rating is implied.




b. 125 °C/W when mounted on a minimum pad of 2 oz copper




www.fairchildsemi.com

2




www.fairchildsemi.com

3




4

www.fairchildsemi.com



FDMC86106LZ N-Channel Power Trench<sup>®</sup> MOSFET





### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks

FACT® OPTOLOGIC® FAST® OPTOPLANA FastvCore™ 5 FETBench™ FETBench™ FlashWriter® * PDP SPM™ Power-SPM™	R <sup>®</sup> SupreMOS SyncFET™ Sync-Lock <sup>™</sup>	™-6 SerDes"   ™-8 UHC <sup>®</sup> ∞ Ultra FRFET™   M UniFET™   TM VCX™   ®* VisualMax™   M®* XS™
	GENERA	M XS™ AL

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS. SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used here in:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.
		Re

7