



www.ti.com SCDS318 – JUNE 2011

High-Speed 2:4 Differential Multiplexer / Demultiplexer


Check for Samples: TS3DS10224

FEATURES

- 2:4 Differential Multiplexer/Demultiplexer
- Bidirectional Operation
- Can be used in
 - Single 1:4 Configuration
 - Dual 1:2 Configuration
 - Fan out 1:2 Configuration
- High BW (1.2 GHz Typ)
- Low R_{ON} and C_{ON}:
 - 13 Ω R_{ON} Typ
 - 9 pF C_{ON} Typ
- ESD Performance (I/O Pins)
 - ±8-kV Contact Discharge (IEC61000-4-2)
 - 2-kV Human Body Model per JESD22-A114E (to GND)
- ESD Performance (All Pins)
 - 2-kV Human Body Model per JESD22-A114E
- Small QFN package (3 x 3 mm, 0.4-mm pitch)

APPLICATIONS

- Desktop/Notebooks Computers
- DisplayPort Auxiliary Channel Multiplexing
- USB 2.0 Multiplexing
- Netbooks/eBooks/Tablets



DESCRIPTION

The TS3DS10224 is a 2:4 bidirectional multiplexer for high-speed differential and single ended signal applications (up to 720 Mbps). The TS3DS10224 can be used in a 1:4 or dual 1:2 multiplexer/demultiplexer configuration. The TS3DS10224 offers a high BW of 1.2 GHz with channel R_{ON} of 13 Ω (Typ).

The TS3DS10224 can also be used to fan out a differential or single ended signal pair to two ports simultaneously (fan-out configuration). The BW performance is lower in this configuration.

The TS3DS10224 operates with a 3 to 3.6V power supply. It features ESD protection of up to ±8-kV contact discharge and 2-kV Human Body Model on its I/O pins.

The TS3DS10224 provides fail-safe protection by isolating the I/O pins with high impedance when the power supply (V_{CC}) is not present.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCDS318 – JUNE 2011 www.ti.com





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION


T_A	PACKAG	6E ⁽¹⁾⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
–40°C to 85°C	QFN	Tape and Reel	TS3DS10224RUKR	ZTB	

- 1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

PIN FUNCTIONS

PIN NAME	PIN TYPE	DESCRIPTION
SAI	Input	Control input
SAO	Input	Control input
SBI	Input	Control input
SBO	Input	Control input
ENA	Input	Enable
INA+	I/O	Input A
INA-	I/O	Input A
ENB	Input	Enable
INB+	I/O	Input B
INB-	I/O	Input B
OUTB0-	I/O	Output B0
OUTB0+	I/O	Output B0
OUTB1-	I/O	Output B1
OUTB1+	I/O	Output B1
GND	Ground	Ground
VCC	Power	Power supply
OUTA0-	I/O	Output A0
OUTA0+	I/O	Output A0
OUTA1-	I/O	Output A1
OUTA1+	I/O	Output A1

LOGIC DIAGRAM





www.ti.com SCDS318 – JUNE 2011

Table 1. FUNCTION TABLE

ENA, ENB	OUTA0	OUTA1	OUTB0	OUTB1
00	Hi-Z	Hi-Z	Hi-Z	Hi-Z
01	Hi-Z	Hi-Z	_	-
10	_	-	Hi-Z	Hi-Z
11	_	_	_	_

SAI, SAO, SBI, SBO	OUTA0	OUTA1	OUTB0	OUTB1
0000	INB	_	INA	_
0001	INB	_	_	INA
0010	INB	_	INB	_
0011	INB	_	_	INB
0100	_	INB	INA	_
0101	_	INB	_	INA
0110	_	INB	INB	
0111	_	INB	_	INB
1000	INA	_	INA	_
1001	INA	_	_	INA
1010	INA	_	INB	_
1011	INA	_	_	INB
1100	_	INA	INA	_
1101	_	INA	_	INA
1110	_	INA	INB	_
1111	_	INA	_	INB

CONFIGURATIONS

1. Single 1:4 Configuration

In this configuration either INA or INB is not connected and the other input can be multiplexed/demultiplexed to either of the four outputs.

2. Dual 1:2 Configuration

In this configuration SAI and SBI are both connected to V_{CC} . SAO and SBO are used to control two separate 1:2 multiplexers/demultiplexers.

3. Fan out 1:2 Configuration

In this configuration either INA or INB can be multiplexed to both OUTAx and OUTBx simultaneously. There is an impact on the device characteristics.

TEXAS INSTRUMENTS

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.3	4.0	V
V _{I/O}	Analog I/O voltage range (2)(3)(4)		-0.3	$V_{CC} + 0.3$	V
I _{I/O}	ON-state switch current ⁽⁵⁾			±100	A
I_{CC}	Continuous current through VCC or GI	ND		±100	mA
V_{IN}	Control input voltage range (2)(3)		-0.3	$V_{CC} + 0.3$	V
θ_{JA}	Package thermal impedance (6)	RUK package		82.7	°C/W
T _{stg}	Storage temperature range		-65	150	°C

- (1) Stresses above these ratings may cause permanent damage. These are stress ratings only, and functional operation of the device at these or any other conditions beyond the recommended operating conditions is not implied. Exposure to absolute maximum conditions for extended periods may degrade device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) VI and VO are used to denote specific conditions for VI/O.
- (5) II and IO are used to denote specific conditions for II/O
- (6) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS(1)(2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	3	3.6	٧
V_{IH}	High-level control input voltage	0.75 x V _{CC}	V_{CC}	V
V_{IL}	Low-level control input voltage	0	0.6	V
$V_{I/O}$	Input/Output voltage	0	V_{CC}	V
T _A	Operating free-air temperature	-40	85	°C

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

(2) It is recommended to pull down to ground unused I/O pins through a 1-k Ω resistor.



ELECTRICAL CHARACTERISTICS(1)

For Single 1:4 or Dual 1:2 configurations. $T_A = -40$ °C to 85°C, Typical values are at $V_{CC} = 3.3$ V, $T_A = 25$ °C (unless otherwise

iotou)				(-)		
	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V_{IK}	Digital input clamp voltage	$V_{CC} = 3.6 \text{ V}, I_I = -18 \text{ mA}$	-1.2	-0.9		V
I _{IN}	Digital input leakage current	$V_{CC} = 3.6 \text{ V}, V_{IN} = 0 \text{ to } 3.6 \text{ V}$			±2	μΑ
I _{OZ} ⁽³⁾		$V_{CC} = 3.6 \text{ V}, V_O = 0 \text{ V} \text{ to } 3.6 \text{ V}, V_I = 0 \text{ V}, \text{ Switch OFF}$			±2	μΑ
l _{OFF}	Power off leakage current	$V_{CC} = 0 \text{ V}, V_{IN} = V_{CC} \text{ or GND}, V_{I/O} = 0 \text{ V to } 3.6 \text{ V}$			±5	μΑ
I _{CC}	Supply current	V_{CC} = 3.6 V, $I_{I/O}$ = 0, Switch ON or OFF		50	100	μΑ
C _{IN}	Digital input capacitance	$V_{CC} = 3.3 \text{ V}, V_{IN} = V_{CC} \text{ or GND}$		3	5	pF
C _{I/O(OFF)}	OFF capacitance	V_{CC} = 3.3 V, $V_{I/O}$ = 3.3 V or 0, f = 10 MHz, Switch OFF		6	7	pF
C _{I/O(ON)}	ON capacitance	V_{CC} = 3.3 V, $V_{I/O}$ = 3.3 V or 0, f = 10 MHz, Switch ON		9	10	pF
	ON state resistance	$V_{CC} = 3.6 \text{ V}, V_{I} = V_{CC}, I_{O} = -30 \text{ mA}$		13	10.9 ±2 ±2 ±5 50 100 3 5 6 7 9 10 13 19	Ω
r _{on}	ON state resistance	$V_{CC} = 3.3 \text{ V}, V_{I} = 0.5 \text{V}, I_{O} = -30 \text{ mA}$		10		Ω
Δr _{on}	ON state resistance match between channels	$V_{CC} = 3 \text{ V}, V_{I} = 0 \text{ to } V_{CC}, I_{O} = -30 \text{ mA}$		2	2.5	Ω
r _{on(flat)}	ON state resistance flatness	$V_{CC} = 3 \text{ V}, V_{I} = 1.5 \text{ V} \text{ and } V_{CC}, I_{O} = -30 \text{ mA}$		4	6	Ω

- $\begin{array}{lll} \hbox{(1)} & V_{IN} \mbox{ and } I_{IN} \mbox{ refer to control inputs. } V_{I}, \mbox{ V_O}, \mbox{ I_I}, \mbox{ and } I_O \mbox{ refer to data pins.} \\ \hbox{(2)} & \mbox{ All typical values are at $V_{CC} = 3.3$ V (unless otherwise noted), $T_A = 25^{\circ}$C.} \\ \hbox{(3)} & \mbox{ For I/O ports, the parameter I_{OZ} includes the input leakage current.} \\ \end{array}$

DYNAMIC CHARACTERISTICS

For Single 1:4 or Dual 1:2 configurations. $T_A = -40^{\circ}\text{C}$ to 85°C, Typical values are at $V_{CC} = 3.3 \text{ V} \pm 10\%$ and $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TYP	UNIT
BW	Bandwidth	$R_L = 50 \Omega$, Switch ON	1.2	GHz
O _{ISO}	OFF Isolation	$R_L = 50 \Omega$, $f = 250 \text{ MHz}$	-30	dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $f = 250 \text{ MHz}$	-30	dB

SWITCHING CHARACTERISTICS

For Single 1:4 or Dual 1:2 configurations. Over operating range, $T_A = -40$ °C to 85°C, $V_{CC} = 3.3$ V ±10%, GND = 0 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pd} (1)		$R_L = 50 \Omega$, $C_L = 2 pF$		50		ps
t _{ON}	SAI/SAO/SBI/SBO to OUTAx/OUTBx	$R_L = 50 \Omega, C_L = 2 pF$		40	100	ns
t _{OFF}	SAI/SAO/SBI/SBO to OUTAx/OUTBx	$R_L = 50 \Omega, C_L = 2 pF$		20	30	ns
t _{sk(o)} (2)		$R_L = 50 \Omega, C_L = 2 pF$		40		ps
t _{sk(p)} (3)		$R_L = 50 \Omega, C_L = 2 pF$		40		ps

- (1) The propagation delay is the calculated RC time constant of the typical ON-State resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).
- Output skew between center channel and any other channel.
- Skew between opposite transitions of the same output (|t_{PHL} t_{PLH}|).

RUMENTS

ELECTRICAL CHARACTERISTICS(1)

For fan-out 1:2 configurations. $T_A = -40$ °C to 85°C, Typical values are at $V_{CC} = 3.3$ V, $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V_{IK}	Digital input clamp voltage	$V_{CC} = 3.6 \text{ V}, I_I = -18 \text{ mA}$	-1.2	-0.9		V
I _{IN}	Digital input leakage current	$V_{CC} = 3.6 \text{ V}, V_{IN} = 0 \text{ to } 3.6 \text{ V}$			±2	μΑ
$I_{OZ}^{(3)}$		$V_{CC} = 3.6 \text{ V}, V_O = 0 \text{ V} \text{ to } 3.6 \text{ V}, V_I = 0 \text{ V}, \text{ Switch OFF}$			±2	μΑ
I _{OFF}	Power off leakage current	$V_{CC} = 0 \text{ V}, V_{IN} = V_{CC} \text{ or GND}, V_{I/O} = 0 \text{ V to } 3.6 \text{ V}$			±5	μΑ
I_{CC}	Supply current	$V_{CC} = 3.6 \text{ V}, I_{I/O} = 0$, Switch ON or OFF		50	100	μΑ
C _{IN}	Digital input capacitance	$V_{CC} = 3.3 \text{ V}, V_{IN} = V_{CC} \text{ or GND}$		3	5	pF
C _{I/O(OFF)}	OFF capacitance	V_{CC} = 3.3 V, $V_{I/O}$ = 3.3 V or 0, f = 10 MHz, Switch OFF		6	7	pF
C _{I/O(ON)}	ON capacitance	V_{CC} = 3.3 V, $V_{I/O}$ = 3.3 V or 0, f = 10 MHz, Switch ON		12	13	pF
r _{on}	ON state resistance	$V_{CC} = 3.6 \text{ V}, V_{I} = V_{CC}, I_{O} = -30 \text{ mA}$		13	19	Ω
Δr _{on}	ON state resistance match between channels	$V_{CC} = 3 \text{ V}, V_{I} = 0 \text{ to } V_{CC}, I_{O} = -30 \text{ mA}$		2	2.5	Ω
r _{on(flat)}	ON state resistance flatness	$V_{CC} = 3 \text{ V}, V_{I} = 1.5 \text{ V} \text{ and } V_{CC}, I_{O} = -30 \text{ mA}$		4	6	Ω

- $\begin{array}{lll} \hbox{(1)} & V_{IN} \mbox{ and } I_{IN} \mbox{ refer to control inputs. } V_I, \mbox{ V_O, I_I, and I_O refer to data pins.} \\ \hbox{(2)} & \mbox{ All typical values are at $V_{CC} = 3.3$ V (unless otherwise noted), $T_A = 25^{\circ}$C.} \\ \hbox{(3)} & \mbox{ For I/O ports, the parameter I_{OZ} includes the input leakage current.} \\ \end{array}$

DYNAMIC CHARACTERISTICS

For fan-out 1:2 configurations. $T_A = -40$ °C to 85°C, Typical values are at $V_{CC} = 3.3$ V \pm 10% and $T_A = 25$ °C (unless otherwise

	PARAMETER	TEST CONDITIONS	TYP	UNIT
BW	Bandwidth	$R_L = 50 \Omega$, Switch ON	500	MHz
O _{ISO}	OFF Isolation	$R_L = 50 \Omega$, $f = 250 \text{ MHz}$	-30	dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $f = 250 \text{ MHz}$	-30	dB

SWITCHING CHARACTERISTICS

For fan-0ut 1:2 configurations. Over operating range, $T_A = -40^{\circ}\text{C}$ to 85°C , $V_{CC} = 3.3 \text{ V} \pm 10\%$, GND = 0 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pd} (1)		$R_L = 50 \Omega$, $C_L = 2 pF$		140		ps
t _{ON}	SAI/SAO/SBI/SBO to OUTAx/OUTBx	$R = 50 \Omega, C_L = 2 pF$		40	100	ns
t _{OFF}	SAI/SAO/SBI/SBO to OUTAx/OUTBx	$R_{LL} = 50 \Omega$, $C_L = 2 pF$		20	30	ns
t _{sk(o)} (2)		$R_L = 50 \Omega, C_L = 2 pF$		60		ps
t _{sk(p)} (3)		$R_L = 50 \Omega$, $C_L = 2 pF$		60		ps

- The propagation delay is the calculated RC time constant of the typical ON-State resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).
- Output skew between center channel and any other channel.
- Skew between opposite transitions of the same output ($|t_{PHL} t_{PLH}|$).









Figure 2. Insertion loss vs. Frequency







Figure 3. Off Isolation vs. Frequency

Figure 4. Crosstalk vs. Frequency









Figure 5. ON-Resistance vs. Vout

Figure 6. Insertion loss vs. Frequency







Figure 7. Off Isolation vs. Frequency


Figure 8. Crosstalk vs. Frequency



PARAMETER MEASUREMENT INFORMATION



TEST	V _{CC}	S1	R _L	V _{in}	C _L	V_{Δ}
t _{PLZ} /t _{PZL}	3.3 V ± 0.3 V	2 × V _{CC}	50 Ω	GND	2 pF	0.3 V
t _{PHZ} /t _{PZH}	3.3 V ± 0.3 V	GND	50 Ω	V _{CC}	2 pF	0.3 V




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{\rm O}$ = 50 Ω , $t_{\rm f} \leq$ 2.5 ns. $t_{\rm f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{OFF} .
- F. t_{PZL} and t_{PZH} are the same as t_{ON} .


Figure 9. Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION (continued)



TEST	V _{CC}	S1	R_L	V _{in}	CL
t _{sk(o)}	3.3 V ± 0.3 V	Open	50 Ω	V _{CC} or GND	2 pF
t _{sk(p)}	3.3 V ± 0.3V	Open	50 Ω	V _{CC} or GND	2 pF



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \,\Omega$, $t_r \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 10. Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 11. Frequency Response (BW)




Figure 12. Off Isolation (O_{ISO})



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 13. Crosstalk (X_{TALK})



PACKAGE OPTION ADDENDUM

17-Jun-2011

PACKAGING INFORMATION

Orderable Device	Status (1) P	ackage Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TS3DS10224RUKR	PREVIEW	QFN	RUK	20	3000	TBD	Call TI	Call TI	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RUK (S-PQFP-N20) PLASTIC QUAD FLATPACK 3,10 2,90 AВ $\frac{3,10}{2,90}$ PIN 1 INDEX AREA TOP AND BOTTOM 0,80 0,70 0,20 REF. С SEATING PLANE 0,08 0,05 0,00 $20X \frac{0,50}{0,30}$ 20 16 EXPOSED THERMAL PAD ⇘ 15 $20X \frac{0,25}{0,15}$ ⊕ 0,10 M C A B 0,40 4208637/B 07/07

- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.

 See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Falls within JEDEC MO-220.




THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions



RUK (S-PWQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com

TI E2E Community Home Page