


P-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV_{DSS}	-30V
$R_{DS(on)}$ (MAX.)	12mΩ
I_D	-21A



UIS, R_g 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	±20	V
Continuous Drain Current	$T_A = 25^\circ C$	I_D	-21	A
	$T_A = 100^\circ C$		-16	
Pulsed Drain Current ¹		I_{DM}	-84	
Avalanche Current		I_{AS}	-13	
Avalanche Energy	$L = 0.1mH, I_D=-13A, R_G=25\Omega$	E_{AS}	8.45	mJ
Repetitive Avalanche Energy ²	$L = 0.05mH$	E_{AR}	4.23	
Power Dissipation	$T_A = 25^\circ C$	P_D	2.5	W
	$T_A = 100^\circ C$		1	
Operating Junction & Storage Temperature Range		T_j, T_{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$	6	50	°C / W
Junction-to-Ambient ³	$R_{\theta JA}$			

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

³50°C / W when mounted on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-30			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$	-1	-1.5	-3	
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 20\text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -24\text{V}, V_{\text{GS}} = 0\text{V}$			-1	μA
		$V_{\text{DS}} = -20\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$			-10	
On-State Drain Current ¹	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}} = -5\text{V}, V_{\text{GS}} = -10\text{V}$	-21			A
Drain-Source On-State Resistance ¹	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = -10\text{V}, I_D = -13\text{A}$		10.5	12	$\text{m}\Omega$
		$V_{\text{GS}} = -4.5\text{V}, I_D = -9\text{A}$		15	20	
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = -5\text{V}, I_D = -13\text{A}$		30		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -15\text{V}, f = 1\text{MHz}$		2363		
Output Capacitance	C_{oss}			385		pF
Reverse Transfer Capacitance	C_{rss}			326		
Gate Resistance	R_g	$V_{\text{GS}} = 15\text{mV}, V_{\text{DS}} = 0\text{V}, f = 1\text{MHz}$		4.0		Ω
Total Gate Charge ^{1,2}	$Q_g(V_{\text{GS}}=10\text{V})$	$V_{\text{DS}} = -15\text{V}, V_{\text{GS}} = -10\text{V}, I_D = -13\text{A}$		45		
	$Q_g(V_{\text{GS}}=4.5\text{V})$			20		nC
Gate-Source Charge ^{1,2}	Q_{gs}			5.6		
Gate-Drain Charge ^{1,2}	Q_{gd}			8.5		
Turn-On Delay Time ^{1,2}	$t_{\text{d}(\text{on})}$	$V_{\text{DS}} = -15\text{V}, I_D = -1\text{A}, V_{\text{GS}} = -10\text{V}, R_{\text{GS}} = 2.7\Omega$		15		
Rise Time ^{1,2}	t_r			12		
Turn-Off Delay Time ^{1,2}	$t_{\text{d}(\text{off})}$			35		nS
Fall Time ^{1,2}	t_f			10		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^\circ\text{C}$)						
Continuous Current	I_s				-3.5	
Pulsed Current ³	I_{SM}				-14	A
Forward Voltage ¹	V_{SD}	$I_F = I_s \text{ A}, V_{\text{GS}} = 0\text{V}$			-1.2	V
Reverse Recovery Time	t_{rr}	$I_F = I_s, dI_F/dt = 100\text{A} / \mu\text{s}$		32		nS
Reverse Recovery Charge	Q_{rr}			26		nC


¹Pulse test : Pulse Width \leq 300 μ sec, Duty Cycle \leq 2%.

²Independent of operating temperature.



³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMB12P03V for EDFN 3 x 3



Outline Drawing



Dimension in mm

Dimension	A	A1	b	c	D	D1	E	E1	E2	E3	e	L	L1	θ 1
Min.	0.70	0	0.24	0.10	2.95	2.25	3.15	2.95	1.65			0.30		0°
Typ.	0.80		0.30	0.152	3.00	2.35	3.20	3.00	1.75	0.575	0.65	0.40	0.13	10°
Max.	0.90	0.05	0.37	0.25	3.15	2.45	3.40	3.15	1.96			0.50		12°

Recommended minimum pads

