


Dual N-Channel 30 V (D-S) MOSFETs

PRODUCT SUMMARY							
	V _{DS} (V)	$R_{DS(on)}$ (Ω) (Max.)	I _D (A)	Q _g (Typ.)			
Channel-1	30	0.0071 at $V_{GS} = 10 \text{ V}$	40 ^a	10.5 nC			
		0.0089 at $V_{GS} = 4.5 \text{ V}$	40 ^a	10.5110			
Channel-2	30	0.0030 at V _{GS} = 10 V	40 ^a	29 nC			
		0.0035 at $V_{GS} = 4.5 \text{ V}$	40 ^a	29110			



SiZ920DT-T1-GE3 (Lead (Pb)-free and Halogen-free)


FEATURES

- TrenchFET® Power MOSFETs
- 100 % R_a and UIS Tested
- Material categorization: For definitions of compliance please see www.vishay.com/doc?99912



APPLICATIONS

- CPU Core Power
- Computer Peripherals
- Synchronous Buck Converter



Parameter	Symbol	Channel-1	Channel-2	Unit		
Drain-Source Voltage	V _{DS}	30				
Gate-Source Voltage	V _{GS}	± 20		V		
	T _C = 25 °C		40 ^a	40 ^a		
Continuous Drain Current (T. 150 °C)	T _C = 70 °C	1 .	40 ^a	40 ^a		
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	Ι _D	22 ^{b, c}	32 ^{b, c}		
	T _A = 70 °C		17 ^{b, c}	26 ^{b, c}	Α	
Pulsed Drain Current (t = 300 μs)	I _{DM}	70	120	A		
Continuous Source Drain Diode Current	T _C = 25 °C	I.	28 ^a	28 ^a		
Continuous Source Diam Diode Current	T _A = 25 °C	- I _S	3.6 ^{b, c}	4.3 ^{b, c}		
Single Pulse Avalanche Current	L = 0.1 mH	I _{AS}	25	40		
Single Pulse Avalanche Energy	L = 0.1 11111	E _{AS}	31	80	mJ	
	T _C = 25 °C		39	100		
Maximum Pawar Dinaination	T _C = 70 °C	D.	25	64	w	
Maximum Power Dissipation	T _A = 25 °C	- P _D	4.3 ^{b, c}	5.2 ^{b, c}	- vv	
	T _A = 70 °C		2.8 ^{b, c}	3.3 ^{b, c}		
Operating Junction and Storage Temperature Ra	T _J , T _{stg}	- 55 to 150		00		
Soldering Recommendations (Peak Temperature		260		°C		

THERMAL RESISTANCE RATINGS								
		Char	nnel-1	Channel-2				
Parameter		Symbol	Тур.	Max.	Тур.	Max.	Unit	
Maximum Junction-to-Ambient ^{b, f}	t ≤ 10 s	R _{thJA}	23	29	19	24	°C/W	
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	2.5	3.2	1	1.25	O/ VV	

- a. Package limited T_C = 25 °C.
 b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. See solder profile (www.vishay.com/doc?73257). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 65 °C/W for channel-1 and 55 °C/W for channel-2.

Document Number: 63916 S12-0975-Rev. A, 30-Apr-12 For technical questions, contact: pmostechsupport@vishay.com

Vishay Siliconix



Parameter	Symbol	Test Conditions		Min.	Typ.	Max.	Unit
Static				l	, ,,		<u>I</u>
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-1	30			
		$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-2	30			V
	/T	I _D = 250 μA	Ch-1		34		
V _{DS} Temperature Coefficient	∆V _{DS} /T _J	I _D = 250 μA	Ch-2		31		·
V Tamanantuna Caaffiniant	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	Ch-1		- 5.2		mV/°C
V _{GS(th)} Temperature Coefficient		I _D = 250 μA	Ch-2		- 6.1		
Cata Thursh ald Valtage		$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-1	1.2		2.5	.,
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	Ch-2	1		2.2	V
Gate Source Leakage	loos	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	Ch-1			± 100	nA
date Source Leakage	I _{GSS}		Ch-2			± 100	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1			1	
Zero Gate Voltage Drain Current	Inno	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2			1	μΑ
Zero date voltage Drain Gurrent	I _{DSS}	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55 ^{\circ}\text{C}$	Ch-1			5	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55 ^{\circ}\text{C}$	Ch-2			5	
On-State Drain Current ^b		$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	20			_
	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-2	25			Α
	R _{DS(on)}	$V_{GS} = 10 \text{ V}, I_D = 18.9 \text{ A}$	Ch-1		0.0059	0.0071	
		$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2		0.0025	0.0030	Ω
Drain-Source On-State Resistance ^b		$V_{GS} = 4.5 \text{ V}, I_D = 16.9 \text{ A}$	Ch-1		0.0074	0.0089	
		$V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	Ch-2		0.0029	0.0035	
	9 _{fs}	V _{DS} = 10 V, I _D = 18.9 A	Ch-1		66		
Forward Transconductance ^b		V _{DS} = 10 V, I _D = 20 A	Ch-2		140		S
Dynamic ^a	'		1	l			ı
-	6		Ch-1		1260		
Input Capacitance	C _{iss}	Channel-1	Ch-2		3600		
Output Capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1		260		pF
- Carpar Capacitario	Ooss	Channel-2	Ch-2		660		
Reverse Transfer Capacitance	C _{rss}	V _{DS} = 15 V, V _{GS} = 0 V, f = 1 MHz	Ch-1		115		
			Ch-2		305		
	Q_{g}	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 18.9 \text{ A}$	Ch-1		22.3	35	
Total Gate Charge		$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2		60	110	
		Channel-1	Ch-1		10.5	16	
	Q _{gs}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 18.9 \text{ A}$	Ch-2		29	51	nC
Gate-Source Charge		-	Ch-1		5.1		
	Q _{gd}	Channel-2	Ch-2 Ch-1		10		
Gate-Drain Charge		$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 20 \text{ A}$	Ch-2		2.8 9.5		
	R _g	f = 1 MHz	Ch-1	0.3	1.6	3.2	
Gate Resistance			Ch-2	0.3	0.6	1.2	Ω

Notes:

a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width \leq 300 μs , duty cycle \leq 2 %.





SPECIFICATIONS ($T_J = 25 ^{\circ}C_1$	unless oth	nerwise noted)					
Parameter	Symbol	Symbol Test Conditions			Тур.	Max.	Unit
Dynamic ^a							
Turn-On Delay Time	t _{d(on)}	Channel-1	Ch-1		15	23	
	u(on)	$V_{DD} = 15 \text{ V, } R_1 = 1.5 \Omega$	Ch-2		30	60	ns
Rise Time	t _r	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_q = 1 \Omega$	Ch-1		18	30	
	<u>'</u>	G - 7 GEN - 7 g	Ch-2		35	70	
Turn-Off Delay Time	t _{d(off)}	Channel-2	Ch-1		15	23	
	, ,	$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$	Ch-2		35	70	
Fall Time	t _f	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-1 Ch-2		10	20 25	
			Ch-2		12	25 8	
Turn-On Delay Time	t _{d(on)}	Channel-1	Ch-2		12	25	
		$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$	Ch-1		11	25	
Rise Time	t _r	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-2		12	25	
		·	Ch-1		18	30	
Turn-Off Delay Time	t _{d(off)}	Channel-2 $V_{DD} = 15 \text{ V}, R_1 = 1.5 \Omega$	Ch-2		35	70	
	t _f	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-1		8	16	
Fall Time			Ch-2		10	20	-
Drain-Source Body Diode Characteristic	cs						
Continuous Source-Drain Diode Current	la	T _C = 25 °C	Ch-1			40	- A
Continuous Source-Diam Diode Current	I _S	16 - 25 0	Ch-2			40	
Pulse Diode Forward Current ^a	I _{SM}		Ch-1			70	
ruise Diode Forward Current			Ch-2			120	
Body Diode Voltage	V _{SD}	$I_{S} = 10 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-1		0.8	1.2	V
Body Blode Voltage		$I_S = 10 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-2		0.8	1.2	V
Body Diode Reverse Recovery Time	t _{rr}		Ch-1		17	30	ns
Body Blode Heverse Hecovery Time	чrr	Champal 4	Ch-2		36	70	113
Body Diode Reverse Recovery Charge	Q _{rr}	Channel-1 $I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	Ch-1		10	20	nC
		- 15 - 15 - 1, αι/αι = 100 / νμο, 1 J = 20 · Ο	Ch-2		36	70	
Reverse Recovery Fall Time	t _a	Channel-2	Ch-1		10		
	u u	$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	Ch-2		20		ns
Reverse Recovery Rise Time	t _b		Ch-1		7		
, , , , , , , , , , , , , , , , , , ,			Ch-2		16		

Notes:


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

a. Guaranteed by design, not subject to production testing.


b. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.

Vishay Siliconix


CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




I_D - Drain Current (A) On-Resistance vs. Drain Current






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature




CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power




Vishay Siliconix




CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Current Derating*






Power, Junction-to-Case

Power, Junction-to-Ambient


^{*} The power dissipation PD is based on TJ(max) = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

20


SiZ920DT

Vishay Siliconix


VISHAY.

55 °C


CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)









Transfer Characteristics




On-Resistance vs. Drain Current



Capacitance







On-Resistance vs. Junction Temperature




CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power




Safe Operating Area, Junction-to-Ambient

Vishay Siliconix

CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Power, Junction-to-Case


^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?63916.



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.